



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : H04L 12/56	A1	(11) International Publication Number: WO 00/42744
		(43) International Publication Date: 20 July 2000 (20.07.00)

(21) International Application Number: PCT/GB00/00161

(22) International Filing Date: 14 January 2000 (14.01.00)

(30) Priority Data:

9900829.4	15 January 1999 (15.01.99)	GB
9928574.4	3 December 1999 (03.12.99)	GB
9928856.5	7 December 1999 (07.12.99)	GB

(71) Applicant (for all designated States except US): NOKIA MOBILE PHONES LIMITED [FI/FI]; Keilalahdentie 4, FIN-02150 Espoo (FI).

(72) Inventors; and

(75) Inventors/Applicants (for US only): LINDLAR, Heribert [DE/DE]; Biermannsweg 24, D-44799 Bochum (DE). SCHETELIG, Markus [DE/DE]; Giradet Strasse 33, D-45131 Essen (DE). BURGESS, Paul [GB/DE]; Alsen Strasse 12, D-44789 Bochum (DE). JOERESSEN, Olaf [DE/DE]; Geibel Strasse 30, D-40235 Dusseldorf (DE).

(74) Agents: HIGGIN, Paul et al.; Nokia Ipr Dept., Nokia House, Summit Avenue, Southwood, Farnborough, Hampshire GU14 0NG (GB).

(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: INTERFACE

(57) Abstract

An interface between base band circuitry and RF transceiver circuitry, particularly relating to the Bluetooth standard. The interface has a plurality of connectors (DBus) for controlling the RF transceiver circuitry including providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode and a receive mode; at least first and second further connectors (RFBUS) wherein in the transmit mode, one of said first and second connectors supplies data to the transceiver and the other is operable to perform a first function such as controlling the power amplifier in the RF circuitry and wherein, in the receive mode, one of said first and second connectors receives data from said RF module and the other is operable to perform a second function different from the first function.



Interface

5 The present invention relates to an interface between base band circuitry and radio frequency transceiver circuitry, particularly circuitry operating in accordance with the Bluetooth Low Power Radio Frequency Specification. It additionally relates to devices having such an interface and either type of circuitry.

10

Low power radio frequency systems allow communication between devices over short distances typically ten's of meters. The devices must each be capable of receiving and transmitting according to the system's protocol.

15 One low power radio frequency system is the Bluetooth system. This system is designed to replace connecting wires and cables with wireless connectivity. For one device to communicate with another device, no wires connecting them will be necessary. Instead, each device will host a transceiver. A transceiver has a baseband part and an RF part. The host itself may have
20 processing circuitry which is capable of doing the base band processing and that host will only require RF transceiver circuitry to be correctly connected to that processing circuitry.

It would be desirable to create RF transceiver circuitry that can be connected
25 to many different hosts to provide the hosts with wireless connectivity.

It would be desirable to standardize the interface at which the connection between the base band circuitry and the transceiver circuitry is made making it vendor and platform independent.

30

It would be desirable to have a simple interface between the baseband part and the radio frequency part and in particular to have a reduced number of pins in the interface. A reduced number of pins provides the advantages of reduced chip area and reduced power consumption due to less toggling of pins.

According to one aspect of the present invention there is provided a device as claimed in claim 1.

10 According to another aspect of the invention there is provided transceiver circuitry as claimed in claim 21.

According to further aspects of the invention there is provided a method according to any one of claims 25 and 26.

15 According to a still further aspect of the invention there is provided an interface as claimed in claim 27.

Embodiments of the present invention therefore provide an interface with a low pin count and attendant low power consumption.

The low pin count arises out of: the burst mode controller and the microcontroller both using the DBus; the burst mode controller using the DBus for different tasks and the function of the RFBUS being dependent upon the operational mode.

25 The burst mode controller controls time critical tasks in the RF circuitry using the DBus and RFBUS. The DBus is used to control time critical configurations. The RFBUS is used to transfer data and, in the transmit mode, to control the power amplifier.

For a better understanding of the present invention and to understand how the same may be brought into effect reference will now be made, by way of example only, to the accompanying tables and figures in which:

- 5 Table 1 illustrates the signals provided at the interface between Baseband (BB) circuitry and Radio Frequency (RF) circuitry;

Table 2 illustrates the effect of operational modes on the signals provided at the interface via RFBUS;

Figure 1a illustrates the BB side of the RF-BB interface;

- 10 Figure 1b illustrates the RF side of the RF-BB interface;

Figure 1c is a schematic illustration of a LPRF transceiver illustrating the functionality of RFBUS;

Figure 2a illustrates how RFBUS is configured and how the RF chip responds in the control mode;

- 15 Figure 2b illustrates how RFBUS is configured and how the RF chip responds in the transmit mode;

Figure 2c illustrates how RFBUS is configured and how the RF chip responds in the receive mode;

- 20 Figure 3 illustrates how the DBUS may control devices in addition to an LPRF RF chip having RF circuitry;

Figure 4a illustrates Write Access on DBUS;

Figure 4b illustrates Read Access on DBUS.

- 25 Figure 1a illustrates baseband (BB) circuitry 100 having an interface 10. The interface is connected or connectable to a similar corresponding interface 10 of radio frequency (RF) circuitry 200 illustrated in Figure 1b.

- The interface 10 has seven pins. The pins 20, 22 and 24 are assigned to the bus of control signals DBUS 12 and respectively transfer the signals DBUSDa, 30 DBUSEnX and DBUSClk. The pin 30 is assigned to the sleep control signal

SleepX 14 . The pins 40, 42 and 44 are assigned to the bus of data signals RFBUS 16 and respectively transfer the signals RFBUS1, RFBUS2 and BBCLK. The pins of the interface 10 in the BB circuitry connect or are connectable to corresponding pins of the interface 10 of the RF circuitry 200.

5

The DBUS 12 has three signal lines associated with the pins 20, 22 and 24. A bi-directional signal line for transferring data signal DBUSDa either from BB circuitry 100 to RF circuitry 200 or from RF circuitry 200 to BB circuitry 100, via pin 20. A unidirectional signal line for transferring an enable signal DBUSEnX from the BB circuitry 100 to RF circuitry 200, via pin 22. A unidirectional signal line for transferring a clock signal DBUSCLK from the BB circuitry 100 to RF circuitry 200, via pin 24.

The RFBUS 16 has three signal lines associated with the pins 40, 42 and 44. A bi-directional signal line for transferring signal RFBUS1 via pin 40. A unidirectional signal line for transferring a clock signal BBCLK from the RF circuitry 200 to BB circuitry 100 via pin 44. A unidirectional signal line for transferring signal RFBUS2 from BB circuitry 100 to RF circuitry 200 via pin 42.

SleepX 14 is a unidirectional signal line for transferring from the BB circuitry 100 a signal SleepX for controlling power-down in the RF circuitry 200.

Table 1 illustrates the signals provided at the interface 10 and identifies each one of the interface signals by their associated interface pin, their name, their direction and their function.

DBus

DBus 12 is a serial I/O Data Bus. It is a Clock, Data, Enable serial interface. It is not dedicated purely to the interface 10 between the RF circuitry 200 and the BB circuitry 200. Figure 3, illustrates the situation in which the BB circuitry

100 is integrated into another host system. The BB circuitry 100 is the DBus Master. In this example the host system is a radio telephone 300, but it could be a computer or personal digital assistant (PDA). The DBus 12 communicates with DBus Slaves. One DBus Slave is the RF circuitry 200 which is connected to DBus via the interface 10. Other slaves communicated with are in the example illustrated Power Supply Management Circuitry 310 and RF Modulator Circuitry 320 for the GSM protocol.

The DBus (DBusDa, DBusEnX and DBusClk) is used to control the RF circuitry and other devices as illustrated in Figure 4. The DBus writes control data to and reads control data from registers in the RF circuitry 200. The registers written to may include a register which controls the frequency at which the RF chip transmits or receives, a register which controls the power at which the RF chip transmits and registers which identify whether the RF chip is in the control, transmit or receive mode. The registers read from may include a register containing RSSI information. Thus the DBus may control the operation of the RF circuitry, for example, controlling the transition from receiving to transmitting.

The BB circuitry 100 controls access to the DBus. The BB circuitry precedes transferred data words with a device address, a Read/Write (R/W) identification bit and a register address. Each device address is 3 bits long allowing for 8 devices (the RF circuitry 200 and 7 others) to be accessed. The R/W bit when LOW indicates the BB circuitry is to write to the addressed register and when HIGH indicates that the BB circuitry is to read from the addressed register. The register address is 5 bits long allowing 32 registers to be addressed. The data words may be of variable length and may have a practical limit of 32 bits. Data words of 16 bits are preferred for transfer to/from the RF circuitry 200.

Address bits and R/W bit are verified before latching data to permit bus sharing with devices which are used concurrently to RF circuitry 200.

5 Access via DBus is enabled by taking DBusEnX LOW half a clock cycle before the first positive clock edge of DBusClk. At the first rising edge of DBusClk the MSB of the device address will be clocked from DBusDa into the DBus Slave.

10 A write access is illustrated in Figure 4b. To write to RF circuitry 200 the DBus Master circuitry 100 places data onto DBusDa at the falling edge of DBusClk. The DBus Slave 200 having verified that it is addressed takes data from DBusDa on each of the rising edges of DBusClk. The DBus Master 100 changes the state of data at the falling edge of each clock pulse of DBusClk. Following the 8 address bits and R/W bit, data bits are sent with the same
15 timing as the address bits. Following the last data bit the enable line DBusEnX is taken HIGH. The clock then pulses one more pulse and is then held LOW for a minimum of one cycle before a new access may be started. The enable DBusEnX is therefore held HIGH for a minimum of two cycles.

20 A read access is illustrated in Figure 4a. The DBus Slave when being read from, places data onto DBusDa on each of the rising edges of DBusClk. The data is read from DBusDa by the DBus Master 100 on each of the falling edge of DBusClk. During a read access the addressed device generates data on the DBus to be read by the controlling device. Following the 8 address bits
25 and R/W bit there is a turn around bit which lasts for half a clock cycle and has the effect of realigning the DBus timing such that the addressed device will load bits onto the DBus upon the rising edge of the DBusClk. The bits are read at the DBus Master 100 on the falling edges of the DBusClk. Following the last data bit the DBusClk is disabled for at least one clock cycle before the
30 next access. The data word length is not fixed. The DBus Master 100 controls

DBusEnX. The number of data bits and the data word length is fixed for a certain address by convention.

RFBus

- 5 The interface 10 has a dedicated pin for signal RFBus1, a dedicated pin for signal RFBus2; and a dedicated pin for clock signal BBClk (13MHz), used to synchronize data transferred via RFBus. BBClk may also be used for clocking logic of BB circuitry 100. BBClk is generated by RF circuitry 200 at 13MHz for symbol rate of 1Mbaud @ 13 fold oversampling.

10

- The RFBus 16 is multifunctional. RFBus is used for transferring received data from the RF circuitry 200 to the BB circuitry 100, transferring data for transmission from the BB circuitry 100 to the RF circuitry 200 and transferring control data between the BB circuitry 100 and RF circuitry 200. The ability of
15 the RFBus to transfer control data is used for different purposes depending upon the operational mode of the system.

- RFBus 1 is bi-directional. In a Transmit mode the RFBus 1 provides data to the RF circuitry 200 for transmission. In a Receive Mode RFBus 2 receives
20 data from the RF circuitry 200. Although in the examples given a single data signal RFBus1 is illustrated a plurality of such data signals may be used to increase bandwidth.

- RFBus 2 is used to control time critical tasks in the RF circuitry 200. Time
25 critical tasks are tasks which need to be effected on a time scale of less than 1 bit width (1 μ s in Bluetooth). RFBus2 is fast (13 MHz) at transmitting control signals from the BB circuitry 100 to the RF circuitry 200. In the Transmit mode, RFBus2 is used to control the timing of the Power Amplifier. In the Receive Mode RFBus 2 is used to control the timing of the DC estimator
30 changing from a fast data acquisition mode to a slower data acquisition mode.

The operational mode of the system is determined by the BB circuitry 100. The BB circuitry indicates a change of mode to the RF circuitry 200 via DBus. The modes include Transmit Mode, Receive Mode and Control Mode.

5

Interface of BB circuitry

The BB circuitry illustrated in Figure 1a has the interface 10 previously described, it additionally has a Serial Control Interface 110, a Burst Mode Controller (BMC) including a Timing Control Unit 130, a microcontroller 140, a
10 sleep mode controller 150 and clock distribution circuitry (CDC) 160. The Serial Control Interface 110 provides DBus at pins 20, 22 and 24. The Burst Mode Controller 120 provides RFBUS1 at pin 40 and RFBUS2 at pin 42. The Sleep Mode Controller provides SleepX at pin 30. The Clock Distribution Circuitry 160 is connected to pin 44 of interface 10 and receives BBClk from
15 the RF circuitry 200.

The CDC 160 provides clock signals derived from BBClk to the BMC 120, the microcontroller 140 and the Serial Control Interface 110.

20 The Serial Control Interface 110 is controlled to produce DBus by either the microcontroller 140 or the Burst Mode Controller 120. The Burst Mode Controller controls DBus when time critical configurations to RF circuitry 200 are made. Whether the microcontroller 140 or the BMC 120 controls the content of DBus is determined by a switch signal 142 provided by the
25 microcontroller 140 to the Serial Control Interface 110. The BMC 120 provides Data information 122, address information 124 and R/W information 126 to the Serial Control Interface 110 which places this information in the correct serial format on DBUSDa. The clock signal DBUSClk (13MHz) is received from Clock Distribution Circuitry. The timing of the transitions in the

Enable signal DBusEnX are controlled by a Trigger signal 132 provided by the Timing Control Unit 130 in the BMC 120.

5 The Burst Mode Controller 120 controls the content of RFBus1 and RFBus2 and may additionally control the content of DBus. It directly provides RFBus2 to pin 42 and provides RFBus1 to pin 40 in the Transmit Mode and receives RFBus1 from pin 40 in the Receive Mode.

10 The microcontroller may access the DBus and hence the RF circuitry via the Serial Control Interface. When the DBus is controlled by the microcontroller no time critical tasks can be controlled via the DBus. This configuration is used in the boot phase or for RSSI measurement. When the BMC 120 controls the DBus, it is possible to control time critical tasks via the DBus. The ability of the BMC 120 to control time critical tasks via the DBus depends
15 upon the resolution of the trigger signal 132 which is at least 1 μ s. The control signals sent by the BMC 120 via RFBus2 may have an even higher resolution if they are directly clocked by BBClk @ 13MHz.

Interface of RF circuitry

20 Fig 1b illustrates the RF circuitry 200 which has an interface 10. The interface has pins 20, 22 and 24 dedicated respectively to DBusDa, DBusEnX and DBusClk, pin 30 dedicated to SleepX and pins 40, 42 and 44 respectively dedicated to RFBus1, RFBus2 and BBClk. The RF circuitry 200 includes a Control Interface 210; a register set 220 illustratively including registers 222,
25 224 and 226; decoding circuitry 230; a NOT gate 232; a two input AND gate 234; a three input OR gate 236; power-supply regulator circuitry 240; a reference oscillator 250; switching circuitry 260; Transmission Path 270 and Reception Path 280.

The Control Interface 210 has an input interface 212 connected to DBus and a input 214 for receiving Sleep X. It has an output 216 for supplying a mode control signal to the input of decoding circuitry 230 and to the control input 262 of the switching circuitry 260 and an interface 218 for accessing the set of registers 220. The Control Interface 210 receives DBus and performs the appropriate action which may involve writing to a register or reading from a register and changing the mode of operation of the RF circuitry 200. By writing to appropriate registers the Control Interface 210 may control the operational mode of the RF circuitry 200, control the synthesizer frequency in the Tx or Rx path, control whether the RF circuitry should receive or transmit, and control the power at which the Tx path 270 should transmit. By reading from appropriate registers information concerning received signal quality such as RSSI can sent by the Control Interface 210 to the BB circuitry 100. For simplicity of illustration the operative connections of the Rx Path 280 and Tx Path 210 to the register set 220 are not shown. A two bit signal is provided at the output 216 indicating the operational mode- [10] indicates Receive Mode, [01] indicates Transmit Mode and [11] indicates Control Mode.

The switching circuitry 260 has an input 262 connected to output 216 of the Control Interface 210, a single primary interface and three secondary interfaces. The primary interface has one port connected to pin 40 to transfer RFBUS1 and another port connected to pin 42 to transfer RFBUS2. One of the secondary interfaces is connected at any one time to the primary interface in dependence on the signal received at the input 262. When the signal at input 262 indicates Control Mode a port 264 of a first one of the secondary interfaces is connected to pin 40 via the switching circuitry 260. The port 264 is connected to one input of the AND gate 234. When the signal at input 262 indicates Transmit Mode a port 266 of a different one of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 267 of that secondary interface is connected to pin 42 via the switching

circuitry 260. When the signal at input 262 indicates Receive Mode a port 268 of another of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 269 of that secondary interface is connected to pin 42 via the switching circuitry 260. The ports 266 and 267 and 268 and 269 are connected to the Tx Path 270 and Rx Path 280 respectively as further illustrated in Figure 1c.

The decoding circuitry 230 has a 2 bit wide input connected to the output 216 of the Control Interface 210 and provides its output to one input of AND gate 234 and, via NOT gate 232, to one input of OR gate 236. The decoding circuitry 230 produces a HIGH output when the signal received at its input identifies the Control Mode and a LOW signal otherwise.

The OR gate receives one input via the NOT gate 232 as described, another input from the pin 30 which receives SleepX and a final input from the output of AND gate 234. The output of the OR gate 236 is provided as a standby control signal to the Power-Supply Regulation Circuitry 240 and to the Reference Oscillator 250. A LOW output from the OR gate 236 places Power-Supply Regulation Circuitry 240 into a low power consumption standby state and switches the Reference Oscillator 250 off.

The Reference Oscillator 250 provides its output to the pin 44. It's output is also used elsewhere within the RF circuitry, but this is not illustrated for purposes of clarity.

Figure 1c illustrates the control effected on the Tx path 270 during Transmit Mode and the control effected on the Rx Path 280 during Receive Mode.

The Transmit path 270 includes Pulse Shaping Circuitry 272 which receives an input from port 266 of switching circuitry 260 in the Transmit Mode and

otherwise does not receive an input. The output of the Pulse Shaping Circuitry 272 is provided as an input to Modulation Circuitry 274 which provides the modulated signal to Power Amplifier 276 for amplification and subsequent transmission via an antenna. The power Amplifier 276 has a control input by which the amplifier gain may be forced to ramp up or ramp down. This control input is connected to port 267 of the switching circuitry 260. The power amplifier can therefore be switched on or off.

The Receive Path 280 includes Frequency Down Conversion Circuitry 286 which receives an input from the antenna in the Receive Mode. The circuitry 286 converts the received signal to a lower frequency and provides it to Demodulation Circuitry 284. The demodulated signal is provided to DC estimation circuitry 282. The amplitude decided data output by DC Estimation circuitry 282 is supplied to the port 268 of the switching circuitry 260. The DC Estimation Circuitry 282 has a control input connected to the port 269 of switching circuitry 260. The signals provided at the control input determine whether the DC Estimation operates in a fast mode or a slow mode.

Operational Modes

In the Transmit Mode, as illustrated in Figure 2b, RFBUS1 and RFBUS2 are driven by BB circuitry 100. RFBUS1 supplies digital data for transmission <TXDATA> from BB circuitry 100 to RF circuitry 200 via pin 40. Logic levels are used and pulse shaping is done completely in RF circuitry 200. RFBUS2 controls the timing of powering up the Power Amplifier (PA) in the RF circuitry 200 using control signal <PAON>. When RFBUS2=<PAON>=HIGH the Power Amplifier is on when RFBUS2=<PAON>=LOW the Power Amplifier is off. The switching on and off of the Power Amplifier is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

In Receive Mode, as illustrated in Figure 2c, RFBus1 is driven by RF circuitry 200 and RFBus2 driven by BB circuitry 100. RFBus1 supplies received data <RXDATA> to the BB circuitry 100 via pin 40. RFBus2 controls DC estimation in RF circuitry 200 via pin 42. The switching of DC estimation is 'time critical' as it occurs on a time scale of less than 1 slot duration. <DCTrack>=LOW cause use of a fast acquisition of a DC estimate which is typically used at the start of a received packet and <DCTrack>=HIGH controls use of a slower DC estimation which is typically used for the remainder of the packet. The change of DC estimation is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

The Control Mode is the neutral mode entered when neither the Transmit Mode or Receive Mode are active. It is entered when SleepX is LOW or via a control word on DBus. In this mode, as illustrated in Figure 2a, RFBus1 and RFBus2 are driven by BB circuitry 100: RFBus2 does not have an assigned functionality; RFBus1= <ClkOn>. When RFBus1=<ClkOn>=HIGH, AND gate 234 switches ON the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240. When RFBus1=<ClkOn>=LOW, AND gate 234 switches OFF the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240 into standby. The RF circuitry is placed in a low power mode. There is no activity on DBus and RFBus and BBClk is switched off.

It will therefore be appreciated that the RFBus is used for different purposes during different operational modes of the system, as illustrated in Figures 2a, 2b, and 2c and Table 2.

The operation of a LPRF device is described in detail in UK Patent Application No 9820859.8 , the contents of which are hereby incorporated by reference. In particular Figure 4 shows LPRF RF components of a transceiver (Tx, Rx

and Frequency control), connected to baseband components (the remaining elements in the Figure).

5 In the preceding described embodiment, the receive path 280 was partitioned so that the DC Estimation circuitry 282 was in the RF Circuitry 200. This results in RFBus1, during the receive mode, transferring RxData from the RF Circuitry 200 to the BB circuitry 100 across interface 10 and RFBus2 transferring a control signal, DcTrack, from the BB circuitry 100 to RF Circuitry 200 across interface 10. This partitioning of the receive path is not essential.

10

In a second contemplated embodiment, the DC Estimation circuitry 282 is located within the baseband circuitry 100. This results in RFBus2 having a different directional flow than described above in the receive mode. In the second embodiment, the DcTrack signal is wholly within the baseband circuitry 100 and is not provided at the interface 10. The analog output of the demodulator 284 is converted to a digital signal for example by a sigma-delta converter whose outputs are mapped to RFBus1 and RFBus2. Consequently, in this embodiment, data flows on both RFBus1 and RFBus2 from the RF circuitry 200 to the baseband circuitry 100 via interface 10 during the receive mode.

20

It is further contemplated that RF circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

25

It is further contemplated that BB circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

15

The present invention includes any novel feature or combination of features disclosed herein either explicitly or implicitly or any generalization thereof.

5 In view of the foregoing description it will be evident to a person skilled in the art that various modifications may be made to the foregoing description without departing from the scope of the invention.

Claims

1. A device having an interface for controlling RF transceiver circuitry, the
5 interface having:
a plurality of connectors for controlling the RF transceiver circuitry including
providing control information for changing the mode of operation of the
transceiver, said modes including a transmit mode and a receive mode;
at least first and second further connectors wherein in a first mode, one of
10 said first and second connectors supplies data to the transceiver and the
other is operable to perform a first function and wherein, in the second mode,
one of said first and second connectors receives data from said RF module
and the other is operable to perform a second different function.
- 15 2. A device as claimed in claim 1 wherein said first function is the provision of
a first control signal to the transceiver
3. A device as claimed in claim 2 wherein the first control signal is a time
critical control signal.
- 20 4. A device as claimed in any preceding claim wherein the first function is
controlling the power amplifier of the transmitter portion of the transceiver.
5. A device as claimed in any preceding claim wherein said second function
25 is the provision of a second control signal to the transceiver.
6. A device as claimed in claim 5 wherein the second control signal is a time
critical control signal.

17

7. A device as claimed in any preceding claim wherein the second function is controlling dc estimation of the data received by the receiving portion of the transceiver.

5

8. A device as claimed in any one of claims 1 to 4 wherein said second function is the reception of data from the transceiver

9. A device as claimed in any preceding claim wherein the first connector is
10 bi-directional and supplies data in the first mode and receives data in the second mode.

10. A device as claimed in any preceding claim wherein predetermined time critical control signals are not provided via said plurality of connectors.

15

11. A device as claimed in any preceding claim wherein the first mode is a transmit mode for the transceiver.

12. A device as claimed in any preceding claim wherein the second mode is a
20 receive mode of the transceiver.

13. A device as claimed in any preceding claim wherein the plurality of connectors includes a connector for transferring data to and from the device, a connector for providing, an enable signal from the device and a connector
25 for providing a clock signal from the device.

14. A device as claimed in any preceding claim wherein the plurality of connectors are used to read from and write to registers in the transceiver

18

15. A device as claimed in any preceding claim wherein the plurality of connectors is a serial interface having at least one connector via which data is transmitted serially, said data including a device address, a bit indicating whether data is for writing or is to be read, a local address and a variable data
5 portion.

16. A device as claimed in any preceding claim, further comprising first control circuitry and a processor, wherein the first control circuitry is arranged to
10 control the RF circuitry via the plurality of connectors and/or the first and second further connectors and the processor is arranged to control the RF circuitry only via the plurality of connectors.

17. A device as claimed in claim 15 wherein the data portion may have a
15 length varying between 1 and 32 bits.

18. A device as claimed in any preceding claim wherein the plurality of connectors are coupled to at least one other device.

20 19. A device as claimed in any preceding claim further comprising a connector for receiving a clock signal from the transceiver.

20. A device as claimed in any preceding claim having a third connector (SleepX) for powering down components of the transceiver.

25

21. Transceiver circuitry having an interface for connection to a device having baseband circuitry, the interface having:
a plurality of connectors for providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode
30 and a receive mode;

at least first and second connectors wherein in a first mode, data is received at one of said first and second connectors and the other performs a first function and wherein, in the second mode, data is provided at one of said first and second connectors for transfer to the device and the other performs a
5 second function different to the first.

22. Transceiver circuitry as claimed in claim 21 having a power amplifier, wherein the first function is the reception of a first control signal for controlling the power amplifier.
10

23. Transceiver circuitry as claimed in claim 21 or 22 having DC estimation circuitry wherein the second function is the reception of a second different control signal for controlling the dc estimation circuitry.

15 24. Transceiver circuitry as claimed in claim 21 or 22 wherein the second function is the provision of received data.

25. A method of interfacing a device having baseband circuitry to transceiver circuitry, the device having means for controlling whether the transceiver is in a transmitting mode or a receiving mode and first and second connectors, comprising the steps of:
20

controlling the transceiver to enter the transmitting mode;
providing data from the device to the transceiver via the first connector; and
controlling the power amplifier in the transceiver via the second connector.

25

26. A method of interfacing a device having a baseband engine to a transceiver, the device having means for controlling whether the transceiver is in a transmitting mode or a receiving mode and first and second connectors, comprising the steps of:

30 controlling the transceiver to enter the receiving mode;

20

receiving data at the device from the transceiver via the first connector; and
controlling the dc estimation in the transceiver via the second connector.

27. An interface having connectors including a first connector arranged to
5 transfer a signal for controlling time critical functions and a second connector
arranged to transfer data, said time critical function being dependent upon
whether the second connector is receiving or providing data.

10

TABLE 1:
SUMMARY OF THE INTERFACE SIGNALS

PIN	NAME	DIRECTION	FUNCTION
20	DBusDa	BIDIRECTIONAL	CONTROL INTERFACE: DATA
24	DBusClk	BB → RF	CONTROL INTERFACE: CLOCK
22	DBusEnX	BB → RF	CONTROL INTERFACE: ENABLE
40	RFBUS1	BIDIRECTIONAL	DATA INTERFACE: LINE 1
42	RFBUS2	BB → RF	DATA INTERFACE: LINE 2
44	BBCLK	RF → BB	DATA INTERFACE: CLOCK (e.g. 13 MHz)
30	SleepX	BB → RF	SLEEP-MODE CONTROL & REST

TABLE 2:
OPERATING MODES AND THEIR INFLUENCE ON THE DATA INTERFACE

MODE NAME	FUNCTIONALITY OF RFBUS1	FUNCTIONALITY OF RFBUS2	DIRECTION OF RFBUS1	DIRECTION OF RFBUS2
CONTROL MODE	<CLKON>	0	BB → RF	BB → RF
TRANSMIT MODE	<TXDATA>	<PAON>	BB → RF	BB → RF
RECEIVE MODE	<RXDATA>	<DCTRACK>	BB ← RF	BB → RF

2 / 7




FIG. 1a




FIG. 1b




FIG. 1c

IN Tx Mode - SWITCHES UP
IN Rx Mode - SWITCHES DOWN

5 / 7


CONTROL MODE OF RF TRANSCEIVER

FIG. 2a


TRANSMIT MODE OF RF TRANSCEIVER

FIG. 2b


RECEIVE MODE OF RF TRANSCEIVER

FIG. 2c

6 / 7






FIG. 3



INTERNATIONAL SEARCH REPORT

International Application No.

PCT/GB 00/00161

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H04L12/56

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04L H04B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	<p>US 5 365 546 A (FREDE WILLIAM W ET AL) 15 November 1994 (1994-11-15)</p> <p>abstract</p> <p>column 4, line 55 -column 18, line 26; claim 7 figures 4-6</p> <p style="text-align: center;">--- -/-</p>	<p>1-6, 8, 11-13, 18, 20-25, 27 7, 9, 10, 14-17, 19, 26</p>

Y Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- * "A" document defining the general state of the art which is not considered to be of particular relevance
- * "E" earlier document but published on or after the international filing date
- * "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- * "O" document referring to an oral disclosure, use, exhibition or other means
- * "P" document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *Z* document member of the same patent family

Date of the actual completion of the international search

16 June 2000

Date of mailing of the international search report

27/06/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Tzimeas, K

INTERNATIONAL SEARCH REPORT

Inter. Appl. Application No

PCT/GB 00/00161

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	<p>US 5 636 140 A (LEE DENNIS ET AL) 3 June 1997 (1997-06-03)</p> <p>abstract</p> <p>column 4, line 28 -column 7, line 48 claims 1-7; figures 3,4,5B -----</p>	<p>1-3,5,6, 8,11-14, 18,19, 21,24,27 4,7,9, 10, 15-17, 20,22, 23,25,26</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB 00/00161

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5365546 A	15-11-1994	US 5052020 A	24-09-1991
		US 5555276 A	10-09-1996
		US 5657317 A	12-08-1997
		US 5790536 A	04-08-1998
		US 5726984 A	10-03-1998
		US 5912926 A	15-06-1999
		US 5949776 A	07-09-1999
		CA 2074169 A	19-07-1991
		EP 0511295 A	04-11-1992
		US 5331136 A	19-07-1994
		WO 9111065 A	25-07-1991
		US 5680633 A	21-10-1997
		US 5567925 A	22-10-1996
		US 5679943 A	21-10-1997
		US 5949056 A	07-09-1999
		US 5218187 A	08-06-1993
		US 5313053 A	17-05-1994
US 5636140 A	03-06-1997	EP 0846385 A	10-06-1998
		WO 9708872 A	06-03-1997